



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
22.09.1999 Bulletin 1999/38

(51) Int Cl.⁶: **H04N 5/52**

(21) Application number: 99301618.7

(22) Date of filing: 03.03.1999

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL PT SE**
 Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: **Kunishima, Tsutomu**
Watari-cho, Watari-gun, Miyagi-ken (JP)

**(74) Representative: Kensett, John Hinton
Saunders & Dolleymore,
9 Rickmansworth Road
Watford, Hertfordshire WD1 7HE (GB)**

(30) Priority: 16.03.1998 JP 6517198


(71) Applicant: **ALPS ELECTRIC CO., LTD.**
Ota-ku Tokyo 145 (JP)

(54) **Digital television tuner**

(57) A first switching means (4) is provided between a tuning circuit (2) and a digital processor (3), and opening and closing means (6) is provided between a gain control terminal (28) and the digital processor. If a digital television tuner of the present invention receives a digital television signal method, the digital television tuner not only makes the first switching means input a first intermediate frequency signal, outputted from the tuning circuit, to the digital processor, but also makes the open-

ing and closing means supply a first gain control voltage to the gain control terminal. If this tuner receives an analog television signal analog method, the digital television tuner not only makes the first switching means lead a second intermediate frequency signal, outputted from the tuning circuit, to an output terminal of the second intermediate frequency signal, but also makes the opening and closing means prevent the first gain control voltage from being supplied to the gain control terminal.

FIG. 1



EP 0 944 255 A2

REF. 3 DOCKET 20030202

CORRES. COUNTRY:

COUNTRY:

Description

[0001] The present invention relates to a digital television tuner receiving a television signal in a digital method, and in particular, to a digital television tuner that can receive also a television signal in an analog method.

[0002] Figure 2 is a block diagram for explaining a conventional digital television tuner. Here, a digital television tuner 21 comprises a tuning circuit 22 and a digital processor 23. A tuner input terminal 21a receives not only a television signal in a digital method (hereinafter, this is called a digital television signal) but also a television signal in an analog method (hereinafter, this is called an analog television signal). The tuning circuit 22 comprises a gain control amplifier 22a, a mixer 22b, and a local oscillator (not shown). Then, any one of the digital television signal and analog television signal that are inputted to the tuner input terminal 21a is selected inside the tuning circuit 22. After the selected signal is amplified by the gain control amplifier 22a, the selected signal is frequency-converted into an intermediate frequency signal in the mixer 22b by being mixed with a local oscillation signal outputted from the local oscillator, and is outputted.

[0003] Therefore, the tuning circuit 22 outputs an intermediate frequency signal based on the digital television signal (hereinafter, this is called a digital IF signal) or an intermediate frequency signal based on the analog television signal (hereinafter, this is called an analog IF signal). Here, a gain control terminal 22c to which a control voltage for controlling the gain of the gain control amplifier 22a is supplied is provided in the tuning circuit 22. This gain control terminal 22c is connected to a gain control voltage input terminal 21b of the digital television tuner 21.

[0004] A transfer switch 24 is provided between the tuning circuit 22 and digital processor 23. The transfer switch 24 has a common terminal 24a and two switched terminals 24b and 24c. The common terminal 24a is connected to an output terminal of the tuning circuit 22, and one switched terminal 24b is connected to an input terminal of the digital processor 23. In addition, another switched terminal 24c is connected to an analog IF signal output terminal 21c provided in this digital television tuner 21.

[0005] In addition, if the digital television tuner 21 receives a digital television signal, the common terminal 24a of the transfer switch 24 is connected to one switched terminal 24b, and a digital IF signal from the tuning circuit 22 is inputted to the digital processor 23. Furthermore, if the digital television tuner 21 receives an analog television signal, the common terminal 24a of the transfer switch 24 is connected to another switched terminal 24c, and an analog IF signal from the tuning circuit 22 is outputted to the analog IF signal output terminal 21c.

[0006] In addition, the digital processor 23 comprises a gain control voltage generator 23a, a mixer 23b, an

analog-digital converter 23c, and a local oscillator (not shown). The gain control voltage generator 23a generates a first gain control voltage (AGC1). This first gain control voltage (AGC1) changes within the range of about 5.5-0 volts, becomes large when a level of the digital television signal is low, and becomes small when high. In addition, the digital IF signal is frequency-converted into a frequency of several MHz in the mixer 23b by being mixed with a local oscillation signal from the local oscillator. Furthermore, the digital IF signal frequency-converted is converted into a digital signal (D) by the analog-digital converter 23c to be outputted to a tuner output terminal 21d. The first gain control voltage (AGC1) is supplied to the gain control terminal 22c of the tuning circuit 22 through a register 25 to control the gain of the gain control amplifier 22a.

[0007] In addition, a power supply voltage is supplied from a power supply terminal 21e to the tuning circuit 22 and digital processor 23.

[0008] On the other hand, if an analog television signal is received with using the above-described digital television tuner 21, an analog processor 26 that is provided separately from the digital television tuner 21 is used. In addition, a power supply voltage that is different from the power supply voltage supplied to the power supply terminal 21e of the digital television tuner 21 is supplied to the analog processor 26. Furthermore, a signal input terminal of the analog processor 26 is connected to the analog IF signal output terminal 21c of the digital television tuner 21. This analog processor 26 comprises a gain control voltage generator 26a, and a demodulator 26b, generates a second gain control voltage (AGC2) from the gain control voltage generator 26a, and further outputs a picture signal (V) and an audio signal (A) that are demodulated by the demodulator 26b. The second gain control voltage (AGC2) also changes within the range of about 5.5-0 volts, becomes large when a level of the analog television signal is low, and becomes small when high.

[0009] The second gain control voltage (AGC2) outputted from the analog processor 26 is supplied to the gain control voltage input terminal 21b of the digital television tuner 21 through a register 27. Then, the second gain control voltage (AGC2) supplied to the gain control voltage input terminal 21b in the digital television tuner 21 is supplied to the gain control terminal 22c of the tuning circuit 22. Owing to this, the gain of the gain control amplifier 22a of the tuning circuit 22 is controlled when the analog television signal is received.

[0010] In the conventional construction described above, even at the time of receiving an analog television signal, the power supply voltage is supplied to the digital processor 23, and hence the digital processor 23 is in an operating state. Therefore, the local oscillation signal is generated by the local oscillator in the digital processor 23. Hence, this local oscillation signal interferes the operation of the analog processor 26 by directly plunging into the analog processor 26 via a space. In addition,

this local oscillation signal is inputted to the analog processor 26 via a line where the register 25 supplying the first gain control voltage (AGC1) to the tuning circuit 22 is provided and via a line where the register 27 supplying the second gain control voltage (AGC2) to the tuning circuit 22 is provided. In consequence, this local oscillation signal similarly interferes the operation of the analog processor 26, which is a problem of the conventional digital television tuner.

[0011] In addition, when an analog television signal is received, a digital IF signal is not inputted although the power supply voltage from the power supply terminal 21e is supplied to the digital processor 23. Therefore, the first gain control voltage (AGC1) from the gain control voltage generator 23a of the digital processor 23 becomes the maximum value (nearly 5.5 volts). Hence, even if the second gain control voltage (AGC2) from the analog processor 26 becomes low since a level of the analog television signal becomes large, the first gain control voltage (AGC1) that is a high voltage is superimposed on the gain control terminal 22c of the tuning circuit 22 through the register 25. Therefore, the conventional digital television tuner has another problem that, since the voltage at the gain control terminal 22c becomes higher than the second gain control voltage (AGC2), accurate gain control cannot be performed.

[0012] Then, a digital television tuner of the present invention prevents the disturbance of the local oscillation signal which is outputted from the digital processor 23, and also avoids the influence of the first gain control voltage (AGC1), which is outputted from the digital processor 23, to the second gain control voltage (AGC2).

[0013] In order to solve above problems, the digital television tuner of the present invention comprises: a tuning circuit that has a gain control amplifier amplifying a television signal in a digital method and a television signal in an analog method, and a gain control terminal to which a gain control voltage for controlling the gain of the gain control amplifier is inputted, and outputs a first intermediate frequency signal based on the television signal in the digital method or a second intermediate frequency signal based on the television signal in the analog method; a digital processor outputting a first gain control voltage by processing the first intermediate frequency signal; an output terminal of an analog intermediate frequency signal to which an analog processor outputting a second gain control voltage by processing the second intermediate frequency signal is connected; and a gain control voltage input terminal to which the second gain control voltage from the analog processor is supplied, wherein first switching means is provided between the tuning circuit and the digital processor; wherein opening and closing means is provided between the gain control terminal and the digital processor; wherein, if the digital television tuner receives a television signal in the digital method, not only the first switching means inputs the first intermediate frequency signal, which is outputted from the tuning circuit, to the

digital processor, but also the opening and closing means supplies the first gain control voltage to the gain control terminal; and wherein, if the digital television tuner receives an analog signal in the analog method, not only the first switching means leads the second intermediate frequency signal, outputted from the tuning circuit, to the output terminal of the analog intermediate frequency signal, but also the opening and closing means prevents the first gain control voltage from being supplied to the gain control terminal.

[0014] Preferably, a digital television tuner of the present invention prevents a power supply voltage from being supplied to the digital processor if the digital television tuner receives a television signal in the analog method.

[0015] Preferably, a digital television tuner of the present invention is characterized in that the tuning circuit has a first power supply terminal for supplying a power supply voltage to the tuning circuit, a second power supply terminal for supplying a power supply voltage to the analog processor, and second switching means, that, if the digital television tuner receives a television signal in the digital method, the second switching means supplies the power supply voltage, supplied to the first power supply terminal, to the digital processor, and that, if the digital television tuner receives a television signal in the analog method, not only the second switching means leads the power supply voltage, supplied to the first power supply terminal, to the second power supply terminal, but also the second switching means prevents the power supply voltage from being supplied to the digital processor.

[0016] Embodiments of the present invention will now be described by way of example only, with reference to accompanying diagrammatic drawings in which:

Figure 1 is a block diagram for explaining a digital television tuner of the present invention; and
Figure 2 is a block diagram for explaining a conventional digital television tuner.

[0017] Figure 1 is a block diagram for explaining a digital television tuner of the present invention. Here, a digital television tuner 1 comprises a tuning circuit 2 and a digital processor 3. A tuner input terminal 1a receives not only a television signal in a digital method (hereinafter, this is called a digital television signal) but also a television signal in an analog method (hereinafter, this is called an analog television signal). The tuning circuit 2 has a gain control amplifier 2a, a mixer 2b, a local oscillator (not shown), and the like. Then, any one of the digital television signal and analog television signal that are inputted to the tuner input terminal 1a is selected inside the tuning circuit 2. After the selected signal is amplified by the gain control amplifier 2a, the selected signal is frequency-converted into an intermediate frequency signal in the mixer 2b by being mixed with a local oscillation signal from the local oscillator, and is output-

ted.

[0018] Therefore, the tuning circuit 2 outputs an intermediate frequency signal based on the digital television signal (hereinafter, this is called a digital IF signal) or an intermediate frequency signal based on the analog television signal (hereinafter, this is called an analog IF signal). Here, a gain control terminal 2c to which a control voltage for controlling the gain of the gain control amplifier 2a is supplied is provided in the tuning circuit 2. This gain control terminal 2c is connected to a gain control voltage input terminal 1b of the digital television tuner 1.

[0019] First switching means 4 is provided between the tuning circuit 2 and digital processor 3. The first switching means 4 has a common terminal 4a and two switched terminals 4b and 4c. The common terminal 4a is connected to an output terminal of the tuning circuit 2, and one switched terminal 4b is connected to an input terminal of the digital processor 3. In addition, another switched terminal 4c is connected to an analog IF signal output terminal 1c provided in this digital television tuner 1.

[0020] In addition, if the digital television tuner 1 receives a digital television signal, the common terminal 4a of the first switching means 4 is connected to one switched terminal 4b, and a digital IF signal from the tuning circuit 2 is inputted to the digital processor 3. Furthermore, if the digital television tuner 1 receives an analog television signal, the common terminal 4a of the first switching means 4 is connected to another switched terminal 4c, and an analog IF signal from the tuning circuit 2 is outputted to the analog IF signal output terminal 1c.

[0021] In addition, the digital processor 3 comprises a gain control voltage generator 3a, a mixer 3b, an analog-digital converter 3c, and a local oscillator (not shown), and generates a first gain control voltage (AGC1) from the gain control voltage generator 3a. This first gain control voltage (AGC1) changes within the range of about 5.5-0 volts, becomes large when a level of the digital television signal is low, and becomes small when high. In addition, the digital IF signal is frequency-converted into a frequency of several MHz in the mixer 3b by being mixed with a local oscillation signal from the local oscillator. Furthermore, the digital IF signal frequency-converted is converted into a digital signal (D) by the analog-digital converter 3c to be outputted to a tuner output terminal 1d. The first gain control voltage (AGC1) is supplied to the gain control terminal 2c of the tuning circuit 2 through a register 5 and opening and closing means 6 to control the gain of the gain control amplifier 2a. This opening and closing means becomes open if the digital television tuner receives an analog television signal, and becomes close if a digital television signal.

[0022] In addition, a first power supply terminal 1e and a second power supply terminal 1f are provided in the digital television tuner 1. A power supply voltage is supplied from the external to the first power supply terminal

1e. The power supply voltage supplied to the first power supply terminal 1e is directly supplied to the tuning circuit 2 and is supplied to the digital processor 3 through second switching means 7. The second switching means 7 has a common terminal 7a, and two switched terminals 7b and 7c. The common terminal 7a is connected to the first power supply terminal 1e, and one switched terminal 7b is connected to the digital processor 3. In addition, another switched terminal 7c is connected to the second power supply terminal 1f. In this second switching means 7, the common terminal 7a is connected to one switched terminal 7b and the power supply voltage is supplied to the digital processor 3 if the digital television tuner 1 receives the digital television signal. Furthermore, if the digital television tuner 1 receives the analog television signal, the common terminal 7a is connected to another switched terminal 7c and the power supply voltage is outputted to the second power supply terminal 1f.

[0023] On the other hand, if an analog television signal is received with using the above-described digital television tuner 1, an analog processor 8 that is provided separately from the digital television tuner 1 is used. In addition, a power supply voltage is supplied from the second power supply terminal 1f of the digital television tuner 1 to the analog processor 8. In addition, an analog IF signal is inputted from an analog IF signal output terminal 1c of the digital television tuner 1. This analog processor 8 comprises a gain control voltage generator 8a and a demodulator 8b, generates a second gain control voltage (AGC2) from the gain control voltage generator 8a, and further outputs a picture signal (V) and an audio signal (A) that are demodulated by the demodulator 8b. The second gain control voltage (AGC2) also changes within the range of nearly 5.5-0 volts, becomes large when a level of the analog television signal is low, and becomes small when high.

[0024] The second gain control voltage (AGC2) outputted from the analog processor 8 is supplied to the gain control voltage input terminal 1b of the digital television tuner 1 through a register 9. Owing to this, the gain of the gain control amplifier 2a of the tuning circuit 2 is controlled when the analog television signal is received.

[0025] Owing to the above construction, if the digital television tuner 1 receives a digital television signal, the second switching means 7 supplies the power supply voltage to the digital processor 3, and the first switching means 4 inputs the digital IF signal, outputted from the tuning circuit 2, to the digital processor 3. Then, with closing the opening and closing means, the first gain control voltage (AGC1) generated from the gain control voltage generator 3a of the digital processor 3 is supplied to the gain control amplifier 2a of the tuning circuit 2.

[0026] At this time, since the power supply voltage is not supplied to the analog processor 8, the second gain control voltage (AGC2) based on the analog television

signal is not generated from the gain control voltage generator 8a, and its level is nearly 0 volts.

[0027] Therefore, the second gain control voltage (AGC2) is not superimposed on the first gain control voltage (AGC1), but only the first gain control voltage (AGC1) is supplied to the gain control amplifier 2a of the tuning circuit 2.

[0028] On the other hand, if the digital television tuner 1 receives an analog television signal, the second switching means 7 supplies the power supply voltage to the analog processor 8, and the first switching means 4 inputs the analog IF signal, outputted from the tuning circuit 2, to the analog processor 8. Furthermore, the second gain control voltage (AGC2) generated from the gain control voltage generator 8a of the analog processor 8 is supplied to the gain control amplifier 2a of the tuning circuit 2. At this time, with opening the opening and closing means 6, the gain control voltage generator 3a of the digital processor 3 is separated from the gain control terminal 2c of the tuning circuit 2.

[0029] Therefore, the first gain control voltage (AGC1) is not superimposed on the second gain control voltage (AGC2), but only the second gain control voltage (AGC2) is supplied to the gain control amplifier 2a of the tuning circuit 2.

[0030] In addition, if the digital television tuner 1 receives an analog television signal, the power supply voltage is not supplied to the digital processor 3, and hence the local oscillator (not shown) in the digital processor 3 does not operate. Therefore, since the local oscillation signal is not generated, the local oscillation signal does not interfere the operation of the analog processor 8.

[0031] Furthermore, if the digital television tuner receives a digital television signal, the power supply voltage is not supplied to the analog processor, but is supplied to the digital processor. Moreover, if the digital television tuner receives an analog television signal, the power supply voltage is not supplied to the digital processor, but is supplied to the analog processor added in the external, and hence power saving is planned.

[0032] As described above, in the digital television tuner of the present invention, the first switching means is provided between the tuning circuit and digital processor, and an opening and closing means is provided between the gain control terminal and digital processor. In addition, if the digital television tuner receives a digital television signal, not only the first switching means inputs the first intermediate frequency signal, which is outputted from the tuning circuit, to the digital processor, but also the opening and closing means supplies the first gain control voltage to the gain control terminal. Furthermore, if the digital television tuner receives an analog television signal, not only the first switching means leads the second intermediate frequency signal, outputted from the tuning circuit, to the output terminal of the analog intermediate frequency signal, but also the opening and closing means prevents the first gain control voltage

from being supplied to the gain control terminal. If the digital television tuner receives an analog television signal, the first gain control voltage is not superimposed on the second gain control voltage, but only the second gain control voltage is supplied to the gain control amplifier of the tuning circuit, and hence there is no influence of the first gain control voltage.

[0033] In addition, if the digital television tuner receives an analog television signal, the opening and closing means becomes open. Therefore, even if the local oscillator in the digital processor operates, the local oscillation signal of the digital processor is not inputted through a line for supplying the first gain control voltage to the tuning circuit. Hence, the local oscillation signal does not interfere the operation of the analog processor.

[0034] In addition, if the digital television tuner receives an analog television signal, the power supply voltage is not supplied to the digital processor. Therefore, since the local oscillator in the digital processor does not operate, a local oscillation signal is not generated, and hence the local oscillation signal does not interfere the operation of the analog processor.

[0035] Furthermore, in the digital television tuner of the present invention, the tuning circuit has the first power supply terminal for supplying the power supply voltage to the tuning circuit, the second power supply terminal for supplying the power supply voltage to the analog processor, and second switching means. If the digital television tuner receives a digital television signal, the second switching means supplies the power supply voltage, supplied to the first power supply terminal, to the digital processor. Moreover, if the digital television tuner receives an analog television signal, not only the second switching means leads the power supply voltage, supplied to the first power supply terminal, to the second power supply terminal, but also the second switching means prevents the power supply voltage from being supplied to the digital processor. Therefore, power saving is planned.

Claims

1. A digital television tuner comprising:



a tuning circuit that has a gain control amplifier amplifying a television signal in a digital method and a television signal in an analog method, and a gain control terminal to which a gain control voltage for controlling the gain of the gain control amplifier is inputted, and outputs a first intermediate frequency signal based on the television signal in the digital method or a second intermediate frequency signal based on the television signal in the analog method; a digital processor outputting a first gain control voltage by processing the first intermediate frequency signal; an output terminal of an analog interme-

diate frequency signal to which an analog processor outputting a second gain control voltage by processing the second intermediate frequency signal is connected; and a gain control voltage input terminal which is connected to the gain control terminal and receives the second gain control voltage from the analog processor, wherein first switching means is provided between the tuning circuit and the digital processor; wherein opening and closing means is provided between the gain control terminal and the digital processor; wherein, if the digital television tuner receives a television signal in the digital method, not only the first switching means inputs the first intermediate frequency signal, which is outputted from the tuning circuit, to the digital processor, but also the opening and closing means supplies the first gain control voltage to the gain control terminal; and wherein, if the digital television tuner receives a television signal in the analog method, not only the first switching means leads the second intermediate frequency signal, which is outputted from the tuning circuit, to the output terminal of an analog intermediate frequency signal, but also the opening and closing means prevents the first gain control voltage from being supplied to the gain control terminal.

2. A digital television tuner according to claim 1, wherein the digital television tuner prevents a power supply voltage from being supplied to the digital processor if the digital television tuner receives a television signal in the analog method.

3. A digital television tuner according to claim 2, wherein the tuning circuit has a first power supply terminal for supplying a power supply voltage to the tuning circuit, a second power supply terminal for supplying a power supply voltage to the analog processor, and second switching means; wherein, if the digital television tuner receives a television signal in the digital method, the second switching means supplies the power supply voltage, supplied to the first power supply terminal, to the digital processor; and wherein, if the digital television tuner receives a television signal in the analog method, not only the second switching means leads the power supply voltage, supplied to the first power supply terminal, to the second power supply terminal, but also the second switching means prevents the power supply voltage from being supplied to the digital processor.

FIG. 1

FIG. 2
PRIOR ART



EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
06.02.2002 Bulletin 2002/06

(51) Int Cl.7: H04N 5/52

(43) Date of publication A2:
22.09.1999 Bulletin 1999/38

(21) Application number: 99301618.7

(22) Date of filing: 03.03.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(71) Applicant: **ALPS ELECTRIC CO., LTD.**
Ota-ku Tokyo 145 (JP)

(72) Inventor: **Kunishima, Tsutomu**
Watari-cho, Watari-gun, Miyagi-ken (JP)

(30) Priority: 16.03.1998 JP 6517198


(74) Representative: **Kensett, John Hinton**
Saunders & Dolleymore, 9 Rickmansworth Road
Watford, Hertfordshire WD18 0JU (GB)

(54) Digital television tuner

(57) A first switching means (4) is provided between a tuning circuit (2) and a digital processor (3), and opening and closing means (6) is provided between a gain control terminal (28) and the digital processor. If a digital television tuner of the present invention receives a digital television signal method, the digital television tuner not only makes the first switching means input a first intermediate frequency signal, outputted from the tuning circuit, to the digital processor, but also makes the open-

ing and closing means supply a first gain control voltage to the gain control terminal. If this tuner receives an analog television signal analog method, the digital television tuner not only makes the first switching means lead a second intermediate frequency signal, outputted from the tuning circuit, to an output terminal of the second intermediate frequency signal, but also makes the opening and closing means prevent the first gain control voltage from being supplied to the gain control terminal.

FIG. 1





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 30 1618

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
A	EP 0 664 645 A (TOSHIBA AVE KK ; TOKYO SHIBAURA ELECTRIC CO (JP)) 26 July 1995 (1995-07-26) * column 1, line 1 - column 11, line 19; figures 3,8 *	1-3	H04N5/52
A	DE 196 39 237 A (ALPS ELECTRIC CO LTD) 27 March 1997 (1997-03-27) * column 1, line 1 - column 4, line 19 *	1-3	
A	EP 0 574 273 A (TOSHIBA AVE KK ; TOKYO SHIBAURA ELECTRIC CO (JP)) 15 December 1993 (1993-12-15) * column 11, line 1 - column 11, line 56 *	1-3	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H04N
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 11 December 2001	Examiner Haybach, R
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/82 (P4/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 30 1618

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

11-12-2001

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0664645	A	26-07-1995	JP	7212800 A	11-08-1995
			JP	8009276 A	12-01-1996
			DE	69513699 D1	13-01-2000
			DE	69513699 T2	06-04-2000
			EP	0664645 A2	26-07-1995
			KR	209461 B1	15-07-1999
			US	5598221 A	28-01-1997
DE 19639237	A	27-03-1997	JP	9093152 A	04-04-1997
			DE	19639237 A1	27-03-1997
			US	6016170 A	18-01-2000
EP 0574273	A	15-12-1993	JP	5347736 A	27-12-1993
			CA	2098372 A1	13-12-1993
			DE	69320868 D1	15-10-1998
			DE	69320868 T2	28-01-1999
			EP	0574273 A1	15-12-1993
			KR	9615838 B1	21-11-1996
			US	5418815 A	23-05-1995

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82